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Abstract— We have investigated and compared the
performance of photodiodes built with stacked p/n junctions
operating in parallel versus conventional ones made with
single p/n junctions. We propose a method to characterize and
compare photodiodes sensitivity. For this purpose, a dedicated
chip in the standard AMS 180-nm HV technology has been
fabricated. Four different sensor structures were implemented
and compared. Experimental results are provided. Measurements
show sensitivity enhancement ranging from 55% to 70% within
the 500–1100 nm spectral region. The larger increment is
happening in the near infrared band (up to 62%). Such
results make stacked photodiodes suitable candidates for
the implementation of photosensors in vision chips designed
for standard CMOS technologies.
Index Terms— Stacked photodiodes; spectral sensitivity;
photodiode characterization; event-based vision sensors; NIR.
I. INTRODUCTION
STANDARD CMOS technologies offer different alterna-tives for the implementation of embedded photodiodes,
among which the n-well/p− substrate junction is considered
a good choice owing to sensitivity, SNR and area con-
siderations [1]–[4]. However, as a difference to specialized
CIS (CMOS Image Sensor) technologies [5], where detailed
characterization data for photo-sensors and pixels macro-cells
are available to IC designers, in standard CMOS photodiode
characterization data are not available. Hence, performing such
characterization is usually a required stage for the design of
smart imagers and/or vision system-on-chips using standard
CMOS.
Although CIS technologies feature better photo-sensors than
standard ones, the rationale for using the latter include lower
production cost and larger flexibility for the incorporation
of complex logic circuitry. Hence, they may be a good
choice for applications where emphasis is on vision tasks,
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i.e. on extracting information from the sensor data, instead of
image reproduction [6]–[9]. Since largest possible photode-
tectors sensitivity is required for these vision sensors we may
take advantage of the deep n-wells and/or p-wells available in
modern technologies to build stacked photodiodes.
As compared to non-stacked conventional structures,
stacked ones have the potential for increased sensitivity
and spectral selectivity. This latter feature refers to detec-
tion of photons of different frequencies by using junc-
tions placed at different depths within the semiconductor,
exploiting the fact that absorption depths depend on photon
wavelengths [10], [11]. By placing p/n junctions at dif-
ferent depths, the overall spectral response to white light
is more balanced than using a single p/n junction. Each
stacked photodiode will have a sensitivity peak at a different
wavelength. Hence, the resultant spectral sensitivity will be
flatter. Furthermore, the overall photocurrent will be higher
because several photodiodes will operate in parallel. Since
the stacked photodiodes share the same deep n-well, the area
consumption is similar to the area required to fabricate a single
diode.
The use of stacked photodiodes for vision sensors has
been explored by different authors [6]–[8], [12]. The transient
response of these different stacked photodiodes have been ana-
lyzed for communications applications; for instance, [13], [14].
Image sensors with stacked diodes are also commercialized by
Foveon [11]. Regarding non-stacked spectral discrimination
of CMOS-compatible photodiodes, photodetectors properties
have been reported elsewhere [1]–[3]. However, to the best of
our knowledge, there are not results published yet on the com-
parison of different CMOS-compatible stacked photodiodes
options. Besides, while most papers describe stacked junctions
operating individually as to preserve color information, there
are no systematic data regarding parallel operation aimed to
sensitivity enhancement.
This paper is aimed to compare the performance of four
different CMOS-compatible photodiodes. Two of them are
built by stacking different diodes involving deep n-well and
deep p-well layers. The other two are classic photodiodes
available in standard CMOS technologies, i.e. diodes either
made with n-well/substrate junction or with a n+/p− sub-
strate junction. The paper also describes a method and an
associated, easy to implement embedded circuitry to compare
photodiodes’ efficiency by a rather simple, indirect measure-
ment procedure. Experimental results comparing all of them
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are provided. Details of the experiments and the experimental
setup necessary to run the experiments are described.
The article is organized as follows: Section II describes
the different p/n junctions available in the AMS 180nm
HV technology and how they have been interconnected to
create four different kinds of photodiodes. The circuitry used
to determine its sensitivity is shown too. In Section III,
the experimental setup is described. Moreover, experimental
results are presented. Finally, Section IV discusses the exper-
imental results and the photodiodes design trade-offs.
II. CIRCUIT DESCRIPTION
Our target is to compare the sensitivity —pixel performance
in Volts per unit area and time per incident light power per
unit area in (V .cm−2.sec−1/W.cm−2), of the four different
structures shown in Fig. 1. Colored arrows have been added
to illustrate the absorption depth of different colors [10].
The first two photodiodes are created combining different
p/n junctions with a deep n-well. The two others are conven-
tional photodiodes available in standard CMOS technologies,
i.e. a n-well/p− substrate junction and a n+/substrate junction.
Let us first consider Fig. 1.a (left) where three p/n junctions
are stacked. Since absorption depth is lower for smaller
frequencies, junctions at the bottom are expected to be more
sensitive to wavelengths in the near infrared band, close to
the red color. The top ones will be more sensitive to shorter
wavelengths [10]. If we connect the diodes to operate in
parallel as shown at the right of Fig. 1.a (D1), we obtain a
twofold benefit:
• First the resultant spectral response will be more homo-
geneous than using an unique diode, i.e. the sensitivity
curve of the resultant photodiode will be flatter.
• Second, the sensitivity to white light will be higher,
because three photodiodes will be operating in parallel
at different wavelengths.
These are interesting features for the design of vision
sensors devised to operate in the whole visible spectrum.
Fig. 1.b depicts a second stacked photodiode (D2) that
employs also deep n-well layer, but where the n+ diffusion on
top has been removed to create two stacked photodiodes. This
configuration is expected to have higher sensitivity operating
with longer wavelengths than the one of Fig. 1.a. The layout
design is simpler than the previous one and the minimum pitch
that can be achieved is lower.
Fig. 1.c displays a photodiode created with a n-well/p−
substrate junction (D3). This is usually the preferred choice
when implementing image sensors operating in the visible
band. This photodiode can be built in any standard CMOS
technology and features good spectral sensitivity [1]–[4].
Fig. 1.d displays the last photodiode implemented for this
study (D4). It is created with the junction of a n+ diffusion
and a p− substrate diffusion. Although this choice traditionally
offers poor sensitivity, it can be interesting for applications that
require good sensitivity in the blue.
As photodiodes spectral sensitivities must be characterized
prior to using them with a non CIS technology. However,
measuring photocurrents of photodiodes with a small pitch is
Fig. 1. (a) Triple-junction stacked photodiodes, interconnection between
them, and circuit model. (b) Double-junction stacked photodiodes, intercon-
nection between them, and circuit model. (c) N-well/p− substrate junction
photodiode. (d) n+/ p− substrate junction photodiode.
Fig. 2. Integrate-and-fire circuitry. Each photodiode (D∗) is connected to an
independent I&F circuit that pulses with a frequency that is proportional to
illumination. An analog buffer is connected to integration capacitance node to
monitor the transient voltage at this point. Transistor sizes are (W/L, µm/µm):
Mp1 = 0.5/0.7, Mp2 = 10/1. C1 = 40fF.
challenging [15], and dedicated equipment must be used. Also
since pads leakage affects the measurements, removing pads
protections is necessary for precise measurements. Another
obstacle comes from the fact that small variations of output
resistances produce measurement mismatch.
We propose an alternative approach that employs simple
circuitry that can easily coexist with a pixel array in the
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same chip. It has low area requirements and only require
three pads to gauge the photodiodes sensitivities. Each set
of photodiodes is connected to an integrate-and-fire (I&F)
circuit [16] as is depicted in Fig. 2. This circuit is an astable
oscillator that switches between two states at the pace defined
by the input photocurrent. Initially, the reset signal is activated
to set the voltage at C1 too VD D. Once the reset is released,
the voltage at C1 decreases with a step proportional to the
photocurrent. Whenever the voltage intersects Vboti , the OTA
switches to the initial state and a new cycle starts. The digital
buffer located after the opamp is needed to increase switching
speed and to stabilize the operation. The oscillation period is
given by this equation:
T = C · (VD D − Vbot)
Iph + Idark − Ileakage + Td + Treset (1)
Where Idark is the photodiodes’ dark current. Td is the
digital buffer delay, and Treset is the time needed to reset
the integration capacitance, C = Cph + C1. According to
Muller and Kamins [17], Idark can be expressed as:
Idark = A j · q · ni · W2 · τ0 (2)
It depends on the effective lifetime of minority carriers, τ0,
that has a strong dependence with temperature; the width of
the depletion region, W ; the doping, ni ; and the effective area
of influence of the incident light, A j . None of these parameters
is disclosed by the foundry. Ileakage is the transistors leakage
introduced by transistors Mp1 and Mp2 in Fig. 2. It can be
estimated with the BSIM model equation:















Photodiodes dimensions were 16µm × 13µm. We con-
nected two of them in parallel. According to the transis-
tors models provided by the technology, Ileakage ≈ 65pA.
Idark depends on temperature, the reverse bias voltage, and
the photodiode type. For instance, according to the diode
model provided for the n-well/p− sub diode, with a reverse
bias voltage equal to VD D = 5V, and under low illumi-
nation conditions with white light (0.8lux), Idark = 20pA,
Iph = 50pA. Hence, the circuit of Fig. 2 elicits oscillations
because Iph − Idark > Ileakage. Under average indoor illu-
mination conditions, the chip illuminance is usually much
higher than 0.8lux. Thus, it can be neglected the impact of
the dark current, i. e. Iph  Ileakage − Idark . For the rest
of photodiodes, we do not have models. However, for the
illumination values selected to measure the sensitivity in the
paper, we observed a linear relationship between the chip
illuminance and the output frequency. Therefore, it can be
assumed that Iph − Idark > Ileakage too.
Td ≈ 20ns and Treset ≈1.3ns is the amount of time required
to reset the integration capacitance, C = C1 + Cph . When the
oscillation period is under average illumination conditions, its
value is in the order of milliseconds, and can Td and Treset
Fig. 3. Schematics of the OTAs. Transistor sizes are (W/L, µm/µm):
Mp1 = Mn2 = 5/1, Mn1 = Mp2 = 7.5/1, Mn3 = Mp3 = 5/1,
Mn4 = Mn5 = Mp4 = Mp5 = 5/2, Mp6 = Mp7 = Mp8 = Mp9 = 2.5/1,
Mn6 = Mn7 = Mn8 = Mn9 = 3/1. VDD = 5V. Its power consumption is
approximately 90µA.













According to Equation 4, the frequency of the output pulses
is proportional to the input photocurrent. The sensitivity of
each photodiode is given by:
S = VD D − Vbot
T · P0 ∝





C1 + Cph (5)
Where P0 is the incident optical power. All the photodiodes
receive the same power. Since V is always a constant, the
sensitivity will be proportional to the oscillation frequency.
Note, that the oscillation frequency depends on the ratio
Iph/Cph of each photodiode, for a given incident power.
In our implementation, we made C1 = 40fF, that is a value
large enough to have a good matching between different
capacitances. Thus, measuring the oscillation frequencies and
the incident light power, it is possible to gauge the photodiodes
sensitivities. Note that, according to Equation 5, it is not
necessary to measure the incident optical power if our target is
only to determine what photodiode is more sensitive to light.
Fig. 3 shows the implementation of the OTAs in Fig. 2.
Their design is an adapted version of the original architecture
proposed by Lu [18]. It has wide dynamic range operation and
can drive large output loads. It does not require any extra pad
for biasing. Our target was to minimize the number of pads,
avoiding extra chip pins for biasing. One OTA was configured
as a simple comparator. The other one, that is connected
to an output analog pad, functions as an analog buffer to
scan the output voltages at the integration capacitances. For
a fair comparison of the photodiodes spiking frequencies,
V = VD D − Vbot in Equation 4, must be exactly the
same for four the different I&F circuits. The comparators are
expected to have DC offset variations in the order of mV.
To be sure that there is no variation of V between the
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Fig. 4. Chip microphotograph. Chip dimensions are 1050µm × 850µm.
Photodiodes dimensions were 16µm × 13µm. Four pairs of photodiodes were
implemented. (a) Entire chip. (b) Detail of the four pairs of photodiodes.
I&F circuits, V can be measured with the source follower
output (Vscani in Fig. 2) and tuned accordingly adjusting Vboti .
We implemented four integrate-and-fire circuits in total, cor-
responding to each photodiode type in Fig. 1.
III. EXPERIMENTAL RESULTS
A. Experimental Setup and Circuit Operation
Fig. 4.a shows a microphotograph of the chip. Its dimen-
sions are 1050µm × 850µm. All the photodiodes have exactly
the same sizes in order to compare them. Since we expected
low sensitivity at certain wavelengths, specially for the n+/ p−
substrate junction photodiode (D4) within the NIR band,
we implemented photodiodes with large pitches to be able to
operate with our experimental setup and take measurements
in the visible band. Their sizes are 16µm × 13µm. We have
implemented two diodes of each type (see Fig. 4.b). They are
connected in parallel to one I&F circuit like the one depicted in
Fig. 2. Each integrate-and-fire circuit implementation occupies
90µm × 60µm and requires only two pads for its implemen-
tation (Vscani , and Vboti signals). The reset signal VRE S ET can
be shared by all the I&F circuits.
Fig. 5 displays the typical transient voltages at the com-
parator’s input of the I&F circuit depicted in Fig. 2 when the
photodiodes are exposed to indoor illumination of approxi-
mately 400lux generated with a white light source. The analog
buffer depicted in Fig. 3 was connected to C1 to scan the tran-
sient voltage variations. Small variations of the comparators’
thresholds are expected due to mismatch. Typically there are a
few millivolts offset between different comparators. To ensure
before gauging the diodes’ sensitivity, that Vi was the same
for the four integrate-and-fire circuits, the voltages values of
Vboti were tuned accordingly for each comparator.
During the experiments, all the photodiodes were exposed
to the same light intensity at constant temperature. Mea-
surements were repeated several times and averaged. Fig. 6
shows the experimental setup. A white light Oriel/Newport
66884 tungsten lamp was employed as controlled light source.
Its light beam is split into two light beams with the same
power inside an integrating sphere. The first one is directed to
Fig. 5. Typical integrate-and-fire transient voltages at capacitor C1 in the
oscillator depicted in Fig. 2. Photodiodes were exposed to indoor illumination.
Output frequencies are proportional to their photocurrents. Vi can be
adjusted independently for each oscillator.
Fig. 6. Experimental setup to characterize the photodiodes. An Oriel/
Newport 66884 source was used as a white light source for the experiments.
An integrating sphere was placed to split the light beam into two independents
beams. One of them was sent to a light power meter. The other one was sent
to the sensor through a diffuser to assure that all the photodiodes receive the
same amount of power. In between the light source and the integrating sphere,
we placed two filter holders to place color and neutral density filters. Main
components have been highlighted.
a Newport 1930-C light power meter to measure the power
of the incident light. The second one is directed to the chip
through a diffuser to assure that all the pixels receive exactly
the same light intensity. Hence, it is always possible to monitor
the power of the incident light on chip. There are two filter
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Fig. 7. Spiking frequencies versus illumination values. Photodiodes were
illuminated with a white Lambertian source.
holders in the path in between the light source and the
integrating sphere. Its purpose is to place discrete filters to
either attenuate or filter the incident light when necessary,
depending on the experiment. The setup is robust to possible
variations of the filters transmission coefficients, and the lamp
power irradiance variations at different wavelengths.
B. Comparison of Diodes’ Sensitivity to White Light
To compare the diodes’ sensitivity to white light,
we exposed the chip to the white Lambertian source
Oriel/Newport 66884. Neutral density filters were employed
to attenuate the light intensity emitted by the light source.
Measurements were repeated for different illumination values
at constant temperature. The output spiking frequency of each
photodiode for each illumination value has been plotted in
Fig. 7. Error bars indicate the standard deviation between
measurements. For all the diodes, there is a linear dependence
between illumination and the firing frequency and the illu-
mination values. Hence, we can assume that Iph − Idark >
Ileakage. According to Equation 5, the ratio between two








· C1 + Cph1
C1 + Cph2
(6)
After analyzing the results, the double diode (D2) made with
deep p-well/deep n-well and a deep n-well/p− substrate hap-
pens to be the more efficient one. In second place, it comes the
triple-junction photodiode, D1 (n+/deep p-well, p-well/deep
n-well and a deep n-well/p− substrate junctions). The con-
ventional diode with a n-well/p- substrate (D3) junction offers
good performance in the whole visible spectrum, but it has
less sensitivity than the ones built with stacked photodiodes
Fig. 8. Photodiodes spectral sensitivity. Discrete optical filters were intro-
duced to obtain each measurement. The DP/DN/p− substrate photodiode (D2)
has a the highest sensitivity at 900nm.
operating in parallel. The n+/p− substrate diode (D4) is the
one with less sensitivity, as it was expected.
If we compute the ratios between the firing frequencies, with
the data of Fig. 7, we obtain: S2/S1 = 1.25, S2/S3 = 1.55,
and S2/S4 = 35. We can state that the new photodiodes
made with a deep n-well offer more sensitivity than the classic
ones. Hence, technologies that offer a deep n-well layer could
benefit of it. We could expect more sensitivity for the triple
junction photodiode (D1). However its performance is slightly
worse than the one of the double-junction diode. The reasons
can be that the top extra diode presents in the triple-junction
diode offers poor responsivity and adds an extra junction
capacitance. Metal lines, and vias involved in its layout design
also limit the performance.
C. Spectral Sensitivity
In order to determine the spectral diode sensitivity, we
exposed them to colored light. To do so, we placed color
discrete filters in the lens holders in between the white light
source and the photodiodes as it is shown in Fig. 6. Filters
have narrow band spectra of approximately 20nm centered at
certain wavelengths. Incident power on chip was measured
for each filter to determine the spectral sensitivity of each
photodiode according Equation 5. Note that to take this
measurements, it is necessary to measure the incident power
because all the filters do not have the same transmission
coefficients, and the light source spectrum is not totally
flat.
Fig. 8 displays the the sensitivity of each photodiode to
each wavelength. As we were expecting, the n+/p− sub-
strate diode (D4) has better performance for shorter wave-
lengths. Its sensitivity is lower than the other photodiodes
for all the wavelength values. The double- and triple-junction
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Fig. 9. Ratio between photodiodes’ sensitivities. We have compared the
photodiode with higher sensitivity (D2, DP/DN/p− substrate) over the other
three photodiodes depicted in Fig. 1 (D1, D3, and D4).
photodiodes (D2 and D1) have more sensitivity within the
NIR band than others. The reason is that the buried photo-
diodes are more sensitive to longer wavelengths [10], [11].
Longer wavelength photons are less energetic. Hence, they
have higher probability of traveling deeper into the cristal
before generating electron-hole pairs. Such electrons can be
caught easier if the p/n junctions are placed closer to the
regions where they are generated. Thus, by having different
diodes whose depletion regions are at different depths, the
probability of detecting photons at different wavelengths of the
visible and the NIR spectrum is higher. The double-junction
photodiode (D2) is the one with higher sensitivity for all the
wavelengths values. However, its shows similar performance
than the triple-junction diode (D1) for shorter wavelengths
because its top n+/deep p-well diode contributes more to the
resultant photocurrent, increasing the photodiode’s sensitivity.
The sensitivity values that we measured single junction diodes
are similar to the ones reported by other authors. For instance,
for the n-well/p− sub diode (D3), the sensitivity values are
alike to the reported by Katic et al. [3], using a standard
non-CIS technology. For the stacked photodiodes proposed
in the paper, we did not find equivalent results published
so far.
Fig. 9 shows the ratios between the photodiodes sensitivities
for each wavelength. We have compared the sensitivity of the
most efficient diode, D2 (DP/DN/p− sub) over the sensitivity
of the other three photodiodes (D1, D3, and D4). It can be
Fig. 10. (a) RS-72 NIR filter measured spectral response. (b) Spiking
frequencies versus illumination values. Diodes were illuminated with NIR
light between [750,1100]nm.
noticed that it is the most efficient for all the wavelengths. If
we compare its performance to the classic n-well/p− substrate
photodiode sensitivity (S3), we observe that the double-stacked
photodiode (D1) has is specially more efficient within the NIR
band. For instance, we measured over 70% more sensitivity at
900nm.
D. Performance in the NIR Band
Since we observed a clear benefit of using stacked pho-
todiodes operating within the NIR band, we have compared
the diodes sensitivity within this spectral region. To do so,
we employed a R72 filter from Edmund Optics. It is a band-
pass filter with a cut on wavelength around 750nm. Its spectral
response was measured and it is shown in Fig. 10.a. Within the
interval [750, 1100]nm, it has flat response. Radiation below
700nm is rejected. We gauged the diodes spiking frequencies
for different NIR light intensity values. The ratio between the
diodes sensitivities is constant as long as Iph+Idark > Ileakage.
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Results are shown in Fig. 10.b. Ratios between stacked diodes
firing frequencies and non-stacked diodes ones are higher than
in Fig. 7, where diodes were exposed to white light. The
most sensitive diode (D2) has 62% more sensitivity than the
classic n-well/p- sub diode in the NIR band. Therefore, it is
advantageous to use stacked photodiodes for applications that
require good sensitivity beyond the visible spectrum [12].
E. Stacked Diodes Design Trade-Offs
The implementation of stacked diodes in standard fabrica-
tion processes has some trade-offs that should be taken into
account. According to our expertise implementing them in dif-
ferent standard fabrication technologies, we can remark that:
• Stacked photodiodes require a deep n-well layer for
their implementation. Usually, the minumum distances
between a deep n-well and a n-well are higher than
between two conventional n-wells.
• Layout design is a bit more complicated. i.e. there are
more layers and design rules involved in the photodiode
composition.
• Some technologies do not provide models of for the
buried photodiodes.
• The minimum pitch required to place an deep n-well is
usually higher than for a conventional n-well.
Particularly, using staked photodiodes, it was challenging
to achieve in a pixel design a diode pitch below 10µm in
the 180nm technology chosen to conduct this research work.
Nowadays almost all modern standard fabrication technologies
offer deep n-well implementations. Although the possibility of
allocating a deep n-well on a chip design was not initially
conceived to create stacked photodiodes, we believe that
foundries will exploit this potential soon, by relaxing the
design rules involving deep n-well design. Thus, the minimum
pitch to implement stacked photodiodes could be reduced.
IV. DISCUSSION
According to the results of Fig. 7, Fig. 8, and Fig. 10, it can
be stated that it is advantageous to use stacked photodiodes
to implement photonic devices in order to increase their
sensitivity to light. The benefit of using them is specially
remarkable working in the NIR band.
Comparing the implemented photodiodes depicted in Fig. 1,
the double-junction photodiode (D2) is the one that offers
better performance. Adding an extra diode made with a
n+/deep p-well junction does not improve sensitivity. The
are several reasons: this extra diode has very low quantum
efficiency in the visible spectrum, due to the low area of its
depletion region; it adds extra complexity to the layout (metal
lines and vias), and it has an extra junction capacitance. Classic
photodiodes with simple p/n junctions (D3 and D4) offers less
sensitivity. Nevertheless, they can still be interesting (or the
only choice) in sensors that require pixels with fine pitch with
more relaxed layout design rules.
The results of this paper suggest that the classic choice
of a n-well/p− substrate diode (D3) is less competitive, in
terms of sensitivity, than the proposed stacked photodiodes.
The sensitivity to white light can be increased by 55% using
a double-stacked photodiode over a conventional diode made
with a n-well/p− substrate junction. Furthermore, in the
NIR band the sensitivity increment is higher. We measured
an overall sensitivity increment of 62% operating the NIR
band with peaks of 70% at 900nm. These features should
be taken into account to maximize the photodiodes’ sen-
sitivity when designing chip prototypes in a standard fab-
rication technology. The circuitry described to characterize
the photodiodes is simple and does not require a lot of
area: only three pins are necessary to compute the photodi-
odes’ sensitivity without using dedicated equipment to gauge
photocurrents.
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